USN

CBCS	1	- 8	M	



17EC53

Fifth Semester B.E. Degree Examination, Jan./Feb.2021 **Verilog HDL**

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

II.	\mathbf{M}	00	<u>lu</u>	<u>le-</u>	1

- Explain the typical design flow for designing VLSI IC circuits with neat block diagram. 1 (10 Marks)
 - Explain the Top down and Bottom up design methodology with an suitable example. (10 Marks)

- Explain the following components in a simulation (i) Design block (ii) Stimulus block. 2 a. (06 Marks)
 - Make use of T-Flip Flop build a 4-bit Ripple carry counter and explain the design hierarchy. b. (10 Marks)
 - Explain the Trends in HDLs.

- **Module-2** List all the lexical convention used is verilog and explain with examples. 3 (08 Marks)
 - Explain the two methods of connecting ports to external signal with an example. (08 Marks) (04 Marks)
 - Explain the compiler directives in verilog HDL.

- What are the data types in verilog? Explain the following data types with suitable example: (ii) Parameter (iv) Memory (i) Nets (iii) Array (08 Marks)
 - b. Write the Verilog code for SR Latch using gate level mode and also write stimulus code.
 - (06 Marks)
 - With neat block diagram, explain the components of verilog module. (06 Marks)

Module-3

- Explain the following gate primitives used in verilog HDL with truth table:
 - (ii) notif (i) Bufif

(04 Marks)

(04 Marks)

- b. Construct a 4-bit Ripple carry adder and develop the verilog code using gate level model, also write stimulus code. (08 Marks)
- c. What should be the output of the following: $A = 4'd_{10}$, $B = 4'd_{13}$, $C = 4'b_{lox}$.
 - (i) A^ B (ii) B
- (iii) B >> 2
- (iv) A >>> 2 (v) $Y = \{3\{A\}, 2\{B\}\}$
- (vi) $Y = \{A[2:0], B[3:1]\}$ (vii) A & C (viii) $A \parallel B$

(08 Marks)

- Construct a 4-bit carry look ahead adder and develop the verilog code using data flow description. (08 Marks)
 - Write the verilog code for 4 to 1 multiplexer using conditional operator. b.

What are Rise, Fall and Turnoff delays? How they are specified in verilog?

(06 Marks) (06 Marks)



Module-4

7 a. Explain the blocking and non blocking assignment statements with suitable example.

(06 Marks)

b. What are the different delay based timing controls are associated with verilog HDL and explain with relevant example. (08 Marks)

c. Using case statement, design an 8-function ALU that takes 4-bit inputs 'a' and b and a 3-bit input signal select 1, and gives a 5-bit output 'out'. The ALU implements the following functions based on a 3 bit input signal select. Ignore any overflow or underflow bits.

Select signal	3'd ₀	3'd ₁	3'd ₂	3'd ₃	3'd ₄	3'd ₅	3'd ₆	3'd ₇
Function (out)	a	a + b	a-b	a/ b	a % b	a<<1	a>>1	a>b

(06 Marks)

OR

- 8 a. Explain the sequential and parallel blocks with suitable example. (08 Marks)
 - b. Write a verilog code for 4 to 2 priority encoder using casex. (04 Marks)
 - c. List the loop statements in verilog. Explain the following loops with examples:
 - (i) For loop (ii) Repeat

Module-5

9 a. Compare VHDL and Verilog HDL.

(04 Marks)

b. Explain the synthesis process with a neat block diagram.

(08 Marks)

(08 Marks)

c. Explain the relationship between a design entity and its entity declaration and architecture body in VHDL? (08 Marks)

OR

- 10 a. Explain the following Data Objects in VHDL with examples:
 - (i) Constant
- (ii) Signals
- (iii) Variables.

- (09 Marks)
- b. What are the data types in VHDL? Explain the Scalar data types with examples. (07 Marks)
- c. Write the VHDL code for a 4-bit wide register ensure that the input DATA [3:0] is stored only when the 'CLOCK' signal is detected on its rising edge. (04 Marks)
